Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization
Prijzen vanaf
12,88
Uitgelicht
|
12,88 |
Naar shop
|
|
12,88 |
Naar shop
|
| VERGELIJK ALLE AANBIEDERS (2) | ||
Beschrijving
Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization
Beschrijving
(0)
Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization
Productspecificaties
Gerelateerde resultaten
Uitgelichte Keuze
12,88
