Next Level Testbenches: Design Patterns in SystemVerilog and UVM

Prijzen vanaf
79,78

Uitgelicht

VERGELIJK ALLE AANBIEDERS (2)

Beschrijving

Next Level Testbenches: Design Patterns in SystemVerilog and UVM

Description Beschrijving
Product Specifications Productspecificaties
Gerelateerde resultaten Gerelateerde resultaten
Next
Previous

Vergelijk aanbieders (2)

Sorteren op:

€ 79,78

€ 79,78

Beschrijving (0)

Next Level Testbenches: Design Patterns in SystemVerilog and UVM

Productspecificaties

Merk Independently Published
EAN
  • 9798334619821

-7%

Writing Testbenches using SystemVerilog

111,99
Meer informatie Meer info

Independently Published

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

22,82
Vergelijk 2 shops 2 shops

Formal Verification Testbenches: Using Patterns for Reusable and Repeatable VLSI Design Quality

129,00
Meer informatie Meer info

Independently Published

SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification the Universal Methodology

14,77
Vergelijk 2 shops 2 shops
Uitgelichte Keuze
79,78
Naar shop